



Design of 1-bit Full Adder using output wired CMOS Inverter based Threshold Gate

Mili Sarkar, G. S. Taki

Electronics and Communication Engineering Institute of
Engineering and Management Kolkata, India
Milisarkar777@yahoo.co.in, gstaki@iemcal.com

Abstract—A new implementation technique of 1-bit Full Adder using output wired CMOS inverter based threshold logic is presented. With the advancement of nano technology threshold gate based logic design has got a new direction. In this paper first carry output is designed using output wired CMOS inverter based majority gate. Then Sum output is designed using Threshold gate. The number of transistor is less than the CMOS based Full Adder Circuit. The major advantage of this CMOS Threshold gate is it's simplicity. It's delay time is only around three inverter delays. The proposed design has been verified by means of simulation using PSPICE.

Keywords— *Adder; Threshold Logic (TL) Gates; Majority gate; Complementary Metal Oxide Semiconductor (CMOS).*

I. INTRODUCTION

In this paper we propose a novel full adder cell which is a key component in all kinds of computing systems. The adder cell is based on linear threshold logic and majority gate [1]. There are several issues related to the full adders. Some of them are power consumption, performance, area, noise immunity and regularity and good driving ability [2]. Several works have been done in order to decrease transistor count and consequently decrease power consumption and area [3, 4, 5].

In Integrated Circuits mainly two types of full adders (Static & dynamic) are used. Static full adders commonly are more reliable, simpler. In this paper a static design of Full Adder is proposed. Threshold logic (TL) was introduced over six decades ago. There are many theoretical results showing that TL circuits are more powerful than classical Boolean circuits. It also offers much larger fan-in in comparison with the conventional logic gates [6]. A logical function which is linearly separable can be designed using threshold logic. However different TL gate realizations are made in recent papers [7,8,9 10,11,12].

The remainder of this paper is organized as follows:
SectionII: Describes the concept of threshold logic.

Section III: Describes the concept of majority gate.
SectionIV: Describes output wired CMOS inverter based threshold and majority gate
SectionV: Investigates the output wired CMOS inverter based one bit Full-Adder and its output waveforms.
Section VI: Gives the conclusion of the whole experiment

II. The concept of Threshold Logic

A linear threshold gate (LTG) is an n binary input and one binary output function [13].
Threshold Logic Gates are able to compute any linearly separable Boolean function given by-

$$Y = \begin{cases} 0, & \text{if } F(x) < 0 \\ 1, & \text{if } F(x) \geq 0 \end{cases} \quad (1)$$

$$F(x) = \sum w_i x_i - \psi \quad (2)$$

Where x_i is the n Boolean inputs and w_i is the corresponding n integer weights. The LTG compares the weighted sum of inputs and the threshold value ψ . If the weighted sum of inputs is greater than or equal to the threshold, the gate produces logic 1. Otherwise, the output is logic 0.

The basic Boolean logic functions AND,OR,NAND,NOR and NOT can be represented in the form of (1) and (2) as follows:

$$\text{AND}(x_1, x_2) = \text{sgn}\{x_1 + x_2 - 1.5\} \quad (3)$$

$$\text{OR}(x_1, x_2) = \text{sgn}\{x_1 + x_2 - 0.5\} \quad (4)$$

$$\text{NAND}(x_1, x_2) = \text{sgn}\{-x_1 - x_2 + 1.5\} \quad (5)$$

$$\text{NOR}(x_1, x_2) = \text{sgn}\{-x_1 - x_2 + 0.5\} \quad (6)$$

$$\text{NOT}(x_1) = \text{sgn}\{-x_1 + 0.5\} \quad (7)$$

These basic logic functions can be designed with threshold gate as shown in figure 1.

In this diagram AND gate is designed. Other gates can be also designed by changing the weights and threshold values.




Figure 1: Design of Threshold logic based AND gate

III. THE CONCEPT OF MAJORITY GATE

The majority gate gives the logic output 1 when the number of one is more than the number of zeros at the input side. As for example OR gate is a Majority Gate. It is a special application of threshold logic. The majority gate can be designed using ganged output wired inverter circuit. [14]

IV. OUTPUT WIRED CMOS INVERTER BASED THRESHOLD AND MAJORITY GATE




Figure2: Nonstandard symbol of Threshold gate and threshold gate basic structure using output wired ganged CMOS .

Figure 2 shows the nonstandard symbol for threshold gate and threshold gate basic structure using output wired ganged CMOS [15,16, 17]. Each input x_i drives one inverter, all inverter outputs are shorted together to design a nonlinear voltage divider which drives the output inverter whose purpose is to quantize the nonbinary signal at the ganged output node .The length of all the PMOS and NMOS transistors of

inverters are same. The PMOS and NMOS transistor widths of each inverter are designed depending on the weight (W) and threshold value(T) to be implemented. The weight values other than 1 can be realized by changing the width of the PMOS transistor. Thus, the design process involves sizing only two inverters the basic input inverters and the output inverter. A binary majority gate shown in fig3.




Figure 3: Function of majority gates

Here, w is the number of inputs which is usually odd. The output will be ‘1’ if the number of ‘1’s in the input side is more than the number of zeros.

A majority function is a special case of a threshold logic gate when the T is equal to (w+1)/2. The majority gate design based on ganged CMOS shown in Figure 4.




Figure4: Circuit of three input majority gate

It is made up of two parts: a nonlinear voltage divider made up of output wired inverters on the left hand side and an inverting buffer which senses the majority transition and provides a positive output on the right. The output inverting buffer isolates the divider output node from external circuitry to reduce noise effect and driving from the next stage. It also reshapes the output waveforms.

V. DESIGN OF ONE BIT FULL ADDER USING OUTPUT WIRED CMOS INVERTER BASED THRESHOLD AND MAJORITY GATE

Here we have used one majority gate and one threshold gate to implement a full adder circuit. The threshold gate based implementation of full adder and the equivalent output wired ganged CMOS based one bit Full Adder circuit are shown in figure5 and figure 6. [18]




Figure5:Threshold Logic gate based Full Adder Circuit.




Figure 6: Output wired ganged CMOS based one bit Full Adder circuit

Here two threshold gates are used TL gate1 and TL gate2. TL gate1 gives the carry output and it is a majority gate. This Majority gate is designed using four inverters. Three of them are ganged and from that ganged output, the fourth inverter is connected to get the carry output. Inputs of full adder (A,B,Cin) are applied to three inverters(INV1,INV2,INV3) which is shown in figure 6. The W/L ratio of all the PMOS and NMOS transistors are chosen such that the resistance of all the transistors are equal (R). So The equivalent circuit of ganged part may be considered as a voltage divider network. Ganged output voltage at node X is

calculated as a fraction of V_{dd} as shown in the following table.

A	B	Cin	Ganged output voltage(V_x)	Equivalent voltage divider network
1	1	1	0	
1	1	0	$V_{dd}/3$	
1	0	1	$2(V_{dd}/3)$	
0	1	1	$2(V_{dd}/3)$	
0	0	0	$3(V_{dd}/3)$	

Table1:Ganged output voltage and its equivalent voltage divider network for different input combinations of majority gate(TL1).

According to this the threshold voltage of the last output inverter is set in between $V_{dd}/3$ and $2(V_{dd}/3)$. The last inverter gives the carry output.

Carry output is taken and inverted by another inverter(INV5). Ultimately this is used as a fourth input for the TL gate 2 which will give sum output.

INV6,INV7, INV8 and INV9 form the ganged CMOS for this threshold logic. For INV7,INV8,INV9 the weight is 1 so the resistances for PMOS and NMOS transistors of these inverters are same which is R. For Inverter6 the resistance of PMOS transistor will be R/2 which is adjusted by the W/L ratio of that transistor to achieve weight 2. The ganged output Voltage at node Y is calculated from the equivalent voltage divider network which is shown in the following table. The equivalent Voltage divider circuit is shown in figure7.

A	B	Cin	Co	Co'	Vy	S
0	0	0	0	1	$3/4V_{dd}$	0
0	0	1	0	1	$1/2 V_{dd}$	1
0	1	0	0	1	$1/2 V_{dd}$	1
0	1	1	1	0	$3/5 V_{dd}$	0
1	0	0	0	1	$1/2 V_{dd}$	1
1	0	1	1	0	$3/5 V_{dd}$	0
1	1	0	1	0	$3/5 V_{dd}$	0
1	1	1	1	0	$2/5 V_{dd}$	1

Table2: Ganged output voltage for TL2





A	B	Cin	Co'	Equivalent voltage divider network
0	0	0	1	
0	0	1	1	
0	1	0	1	
1	0	0	1	
0	1	1	0	
1	0	1	0	
1	1	0	0	
1	1	1	0	

Figure7: Equivalent voltage divider network

From table 2 it can be concluded that the threshold voltage of the last inverter (INV10) should be in between $3/5 V_{dd}$ and $1/2 V_{dd}$. According to this the last inverter is designed by adjusting the W/L ratio of the PMOS and NMOS transistors of it.

The circuit is simulated using PSPICE for 80ns. The 8 different input combinations exist for 10ns each. The supply voltage (V_{dd}) is taken as 3.3 V. The output

waveforms are shown in figure 8. Upper one is for Sum output and lower one is for Carry Output.





Figure 8: Sum and Carry output waveforms.

The total delay of the circuit is only five inverter delay which is almost 1ns measured for different models of transistor used.

VI.CONCLUSION

In this paper, we proposed the output wired CMOS inverter based one bit Full Adder circuit. The number of transistors required for this design is twenty. The total power consumption is $7.04E-04$ watts.

ACKNOWLEDGMENT

The author would like to thank Prof. P K Sinha Roy for his valuable suggestions and opinion.

REFERENCES

[1] A Threshold Logic Full Adder Based on Resonant Tunneling Transistors, published at: ESSCIRC'98

- [2] R. Shalem, E. John, and L. K. John, "A novel low-power energy recovery full adder cell," in *Proc. Great Lakes Symp. VLSI*, Feb. 1999, pp. 380–383
- [3] H. T. Bui, Y. Wang, and Y. Jiang, "Design and Analysis of 10- Transistor Full Adders Using XOR-XNOR Gates," *IEEE Trans. Circuits and Syst. II, Analog Digit. Signal Process.*, vol 49, no. 1, pp. 25-30, Jan. 2002.
- [4] K. Navi, M. Maeen, V. Foroutan, S. Timarchi, and O. Kavei, "A Novel Low Power Full-Adder Cell for Low Voltage," *Integration the VLSI Journal*, 2009
- [5] S. Veeramachaneni, M. B. Sirinivas, "New Improved 1-Bit Full Adder Cells", *CCECE/CGEI*, Canada, 2008
- [6] P.K. Sinha Roy, "Test & realization of linearly separable switching functions", *Int. J. Control*, 1970, Vol.11, No.5, 873-89
- [7] T. Shibata and T. Ohmi, "An intelligent MOS transistor featuring gate-level weighted sum and threshold operations," in *IEDM, Technical Digest*, New York, NY, USA, Dec 1991, IEEE.
- [8] H. Ozdemir, A. Kepkep, B. Pamir, Y. Leblebici, and U. C. Ilinciroglu, "A capacitive threshold-logic gate," *IEEE JSSC*, vol. 31, no. 8, pp. 1141–1149, August 1996.
- [9] P. Celinski, J. F. Lopez, S. Al-Sarawi, and D. Abbott, "Low power, high speed, charge recycling CMOS threshold logic gate," *IEE Electronics Letters*, vol. 37, no. 17, pp. 1067–1069, August 2001.
- [10] Mili Sarkar Sunit Das Upasana Roy Chowdhury Dibyajyoti Das "Design of Sequential Circuits using Single Electron Encoded Logic" *IEMCON* 2012.
- [11] Mili Sarkar, Shilpi Raj, Prasenjit Sengupta "Design of Sequential circuits using Threshold Logic" S. Muroga, *Threshold Logic and Its Applications*. New York: Wiley, 197
- [12] 'Bit-sliced median filter design based on majority gate'- C.L.Lee, C.W.Jen Dec. 1995. K. Elissa, "Title of paper if known," unpublished.
- [13] M.J. Avedillo, J.M. Quintana, A. Rueda, and E. Jimenez, "Low-power CMOS threshold-logic gate," *IEE Electronics Letters*, vol. 31, no. 25, pp. 2157–2159,
- [14] J. Fernandez Ramos, J. A. Hidalgo Lopez, M. J. Martin, J. C. Tejero, and A. Gago, "A threshold logic gate based on clocked coupled inverters," *International Journal of Electronics*, vol. 84, no. 4, pp. 371–382, 2001.
- [15] Y Taur, D.A. Buchanan, W. Chen, D. Frank, K. Ismail, H. Wann, S. Wind, and H. Wong. CMOS Scaling into the Nanometre Regime. *Proceeding of the IEEE*, Vol. 85(No.4):pp.486-504, 1997.
- [16] IEEE TRANSACTIONS ON NEURAL NETWORKS, VOL. 14, NO. 5, SEPTEMBER 2003 "VLSI Implementations of Threshold Logic—A Comprehensive Survey"
- [17] Hazard-free edge-triggered D flipflop based on threshold gates, J.M. Quintana, M.J. Avedillo and A Rueda
- [18] 'Design of Combinational and Sequential Circuits using Threshold Logic' Mili Sarkar, Subhadeep Nag